

A review on various types of digital to analog converters

Anil Khatak

GJUS&T, Hisar, Haryana, India

Abstract

DAC (Digital to Analog Converter) is empowering opposite innovation of ADC that creates simple yield proportionate to given computerized input. In the majority of the control and advanced handling framework needs DAC for intrusive with genuine world. Be that as it may, the majority of computerized controlling microchip & microcontroller don't have an on chip DAC coordinated fringe design. For such actualizing framework, an outside DAC chip is typically utilized however it diminishes effectiveness of framework, for example, control, cost, territory. This paper presents various type of digital to analog converters and previous work done in this domain.

Keywords: digital to analog converter, digital processing, microprocessor, microcontroller

1. Introduction

A digital-to-analog converter will be a gadget for changing over an advanced (normally parallel) code to a simple flag. Computerized to-Analog Converters are interface among theoretical advanced world & simple reality. Straightforward switches, a system of resistors, current sources or capacitors may execute this transformation^[1, 2].

A DAC inputs a parallel number and yields a simple voltage or current flag. In square outline frame, it would seem that this:




Fig 1: Basic Digital to Analog Converter

Rest of the paper is organized as follows: section 2 describe various types of digital to analog converters, section 3 presents previous work, and finally section 4 conclude the paper.

2. Types of Digital to Analog Converters

Most general kinds of electronic DAC's are^[3, 5]:

- Pulse Width Modulator are least complex DAC write. A steady present (power) or voltage is exchanged into a low pass simple channel with a span controlled by computerized input code. This strategy is frequently utilized for electric engine speed control, & presently getting to be basic in high-fidelity sound.

- Oversampling DACs, for example, the Delta-Sigma DAC, a heartbeat thickness transformation procedure. The oversampling strategy takes into account the utilization of a lower determination DAC inside. A basic 1-bit DAC is frequently picked, as it is intrinsically straight. The DAC is driven with a heartbeat thickness regulated flag, made through negative criticism. The negative input will go about as a high pass channel for the quantization (flag preparing) noise, accordingly driving this noise out of the pass-band. Most high determination DACs are of this write because of its high linearity & minimal effort. Rates of more noteworthy than 100 thousand examples for each second & resolutions of 24 bits are feasible with Delta-Sigma DACs. Basic first request Delta-Sigma modulators or higher request topologies, for example, MASH - 'Multi arrange' noise Shaping can be utilized to produce beat thickness flag. Higher oversampling rates unwind the determinations of yield Low-pass channel & empower promote concealment of quantization noise.
- The Binary Weighted DAC, which consists one resistor or current hotspot for every piece of the DAC associated with a summing point. These exact voltages or streams whole to right yield esteem. This is one of speediest change techniques yet experiences poor exactness as a result of high accuracy required for every individual voltage or current. Such high-accuracy resistors & current sources are costly, so this kind of converter is generally constrained to 8-bit determination or less.
- The R2R Ladder DAC, which is a double weighted DAC that makes each an incentive with a rehashing structure of 2 resistor esteems, R and R times two. This enhances DAC exactness because of the simplicity of creating numerous equivalent coordinated estimations of resistors or current sources yet brings transformation speed due down to parasitic capacitance.
- The Segmented DAC, which consists an equivalent resistor or current source portion for every conceivable

estimation of DAC yield. An 8-bit twofold divided DAC would have 255 fragments, and a 16-bit double portioned DAC would have 65,535 sections. This is maybe the quickest and most noteworthy accuracy DAC design however to the detriment of surprising expense. Transformation paces of >1 billion examples for each second have been come to with this kind of DAC.

- Hybrid DACs, which utilize a mix of the above systems in a solitary converter. Most DAC incorporated circuits are of this write because of the trouble of getting minimal effort, rapid and high accuracy in one gadget.

3. Background

Kherde et al.^[1] surveyed plan nuts and bolts and furthermore different practical details for different advanced to-simple converters (DACs) are secured. The CMOS innovation which is truly contracting step by step which favors computerized hardware however it is test to the simple creator as there are a few impediments, for example, process slopes and irregular gadget varieties. Computerized to-simple converters are one of the fundamental class of simple squares confronting elite request and DACs are so firmly fixing to advanced hardware that they are probably going to be incorporated into an ASSP or a SoC. Advanced to-simple converters (DACs) Comprises voltage or charge or current based components which incorporates resistor string i.e. voltage, charge redistribution and current source compose i.e.(current). The Digital-to-simple converter will change over all blends of number of bits from computerized frame into journalist levels which is rely on the plan of sort of converter (DAC). Blueprints of advanced to-simple transformation standards, together with different DAC structures, are quickly clarified. The adequacy of different advancements and its application to high-exactness DACs are secured.

Xiong et al.^[3] 3-V, 6-bit DAC is planned utilizing correlative natural thin-film transistors on a glass substrate. The p-channel and n-channel transistors use dinaphthothienothiophene (DNNT) and hexadeca fluoro copper phthalocyanine as the natural semiconductors, individually. A low-temperature process good with adaptable plastic substrates is utilized to create the circuit. The DAC uses changed capacitors to evade the extensive transistor-current varieties, and a C-2C structure to maintain a strategic distance from the expansive capacitances that would somehow or another be required in the thin-film process. With alignment, the DAC accomplishes DNL and INL of under 1 LSB at a transformation rate of 100 Hz.

Pickering et al.^[4] introduced a survey paper refreshed from that displayed for CAS 2004. Basically, from that point forward, business segments have kept on expanding their execution limits yet the fundamental building squares and the systems for picking the best gadget and actualizing it in an outline have not changed. Simple to advanced and computerized to simple converters are pivotal segments in the proceeded with drive to supplant simple hardware with more controllable and less expensive advanced preparing. This paper examines the advancements accessible to perform in the feasible estimation and control applications that emerge inside quickening agents. It covers a great part of the wording and 'specmanship' together with an application-situated

examination of the feasible execution of the different sorts. At last, a few insights and admonitions on framework coordination issues are given.

Armstrong et al.^[4] depict another kind of computerized to-simple converter (DAC) for optical remote correspondence. Transformation happens in the optical as opposed to the electrical space. The general power of the light transmitted by a variety of light-producing diodes is fluctuated by changing the quantity of LEDs that are exchanged on. Various distinctive structures are depicted, and their similarity with light diminishing and general vitality effectiveness are talked about. The linearity of the new DAC relies upon the geometry of the framework and on the changeability in light yield between singular LEDs.

Diosanto et al.^[6] introduced and outlined utilization of a 4-bit computerized to-simple converter utilizing two techniques; Binary Weighted Resistors and R-2R Ladder. The principle segments that were utilized as a part of developing the two circuits were distinctive resistor esteems, operational enhancer (LM741) and single post twofold toss switches. The two circuits were outlined utilizing MULTISIM programming to have the capacity to test the circuit for its optimal application and FRITZING programming for the format planning and creation to the printed circuit board. The usage of the two frameworks in a genuine circuit benefits in deciding and looking at the preferences and inconveniences of each. It was understood that the parallel weighted circuit is more effective DAC, having lower rate error of 0.267% contrasted with R-2R step circuit which has at least rate mistake of 4.16%.

Chakraborty et al.^[7] examined customary advanced to simple transformation with circuit examination. The ideas like spread postponement, inertial deferral, step measure are talked about. In the later part, the fuzzy rationale circuit interface between computerized to simple convertor is inspected with the assistance of the most recent paper on fuzzy interface. It is demonstrated that the advanced to simple transformation process is better done if spoke to by fuzzy rationale interface between computerized to simple interface. Another way to deal with blended flag circuit interfacing in view of fuzzy rationale models is introduced. Due to their consistent instead of discrete character, fuzzy rationale models offer a huge change contrasted and the established D-An interface models. Fuzzy rationale D-An interfaces can speak to the limit between the advanced and simple universes precisely without a huge loss of computational productivity. The capability of blended flag interfacing in light of fuzzy rationale is exhibited by a case of spike engendering from the advanced to simple world. A model of inertial engendering delay and non-straight DC increase appropriate for fuzzy rationale doors is additionally proposed.

Nagatani et al.^[8] built up a rapid low-control 6-bit advanced to-simple converter (DAC) for cutting edge optical transmission frameworks. To accomplish both fast and low-control execution, they utilized a straightforward R-2R stepping stool based current-directing design and conceived another planning arrangement strategy. A DAC test chip was created utilizing our in-house InP-based heterojunction bipolar transistor (HBT) innovation. It works at a testing rate of up to 28 giga-tests every second (GS/s) with low power utilization of 0.95 W and accomplishes a superior figure of legitimacy

(0.53 pJ per transformation venture) than some other already detailed DAC with an inspecting rate over 20 GS/s. It additionally gives a reasonable multilevel balanced flag and can be connected to post-100 Gbit/s/ch multilevel optical transmission frameworks.

Son *et al.* [8] ponder the sectioned split capacitor Digital-to-Analog Converter (DAC) actualized in a differential kind 12-bit Successive Approximation Analog-to-Digital Converter (SA-ADC). The arrangement capacitance split cluster strategy utilized as it decreased the aggregate territory of the capacitors required for high determination DACs. A 12-bit customary parallel exhibit structure requires 2049 unit capacitors (Cs) while the split cluster needs 127 unit Cs. These outcomes in the lessening of the aggregate capacitance and power utilization of the arrangement split exhibit models as to standard twofold weighted structures. The paper will demonstrate the 12-bit DAC arrangement split capacitor with 4-bit thermometer coded DAC structures and additionally the reproduction and estimated comes about.

Reddy *et al.* [10] presents one such high electron versatility transistor (HEMT) gadget portrayed by its low noise and high recurrence tasks. The upsides of HEMTs in RF circuits is featured by analysts. The predominance of high recurrence advanced circuits in the RF field is entrenched. Keeping in mind the end goal to process advanced information for fast RF computerized circuits the simple signs should be carefully spoken to and the other way around consequently Analog to Digital Converters give an interface to accomplish this. The precision of advanced portrayal and execution at such high frequencies are basic to the general framework.

Kim *et al.* [11] portrays the outline of a gamma-type ebb and flow mode computerized to-simple converter (DAC) for dynamic network natural light-discharging diode show (AMOLED) drivers. The planned nonlinear DAC consists of division-based bypassing DAC parts for gamma amendment. This numerous heap of DAC units significantly lessens the chip size of the show driver while acknowledging more common gamma rectification. In addition, it doesn't require an extra memory, for example, an advanced query table square and a DAC with a higher determination, which can accomplish critical assembling cost investment funds. Therefore, the proposed multi-stacked gamma-type DAC gives high territory effectiveness, minimal effort, and more common gamma rectification. The model 8-bit DAC is actualized in a Tower Jazz 3.3 V CMOS process. The recreated gamma estimations of the double and triple-stacked DAC units are fluctuated from 1 to 2 and from 1 to 3, individually. What's more, the Monte-Carlo reproduction demonstrates that the proposed configuration indicates uniform gamma exchange bends paying little heed to the procedure variety.

Mustaffa *et al.* [12] proposed another DEM calculation on Current-Steering DAC with Partial Binary Tree Network (PBTN) calculation that uses a lower multifaceted nature circuit to create yield signals with less glitch. DACs are basic gadgets in numerous advanced frameworks which require superior information converters. Along these lines, contracting of supply voltage, spending limitations of test times, and rising transfer speed prerequisite making DAC models exceedingly depending on coordinated segments to perform

information changes. Nonetheless, coordinated parts are almost difficult to manufacture; there are dependably bungle mistakes which causes the contrast between the planned and genuine segment esteem. Dynamic Element Matching (DEM) is one of the methods that are generally used to decrease segment confound mistake. This method is a randomization procedure to choose one of the suitable codes for every one of the advanced information esteem before entering DAC square. Reenactment comes about for 6-bit 1-MSB PBTN DAC produces 0.3184LSB of DNL, 0.0062LSB of INL, and a power utilization of 14.13 mW, while utilizing just 126 transmission doors.

Kumar *et al.* [13] presents correlation amongst Conventional and SAR ADC with 3-bit thermometer based. A ultra low Power Successive Approximation enroll (SAR) Analog-to-Digital Converter (ADC) is proposed. All squares are utilized for single finished for low power applications, the purposed design, that is a 3 bit thermometer coded and 9 bit cluster to frame a 12 bit DAC (Digital to Analog converter) to accomplish ultra low power execution. Most Significant bits (MSBs) of thermometer enhance the linearity of a twofold weighted capacitor exhibit with help of decoder at high determination. By uprightness of diminish glitch design, Power utilization is additionally moved forward. The thermometer based DAC have favorable over straightforward DAC, for example, low DNL blunders and monotonicity. Utilizing Simulation, Power utilization for SAR ADC with Thermometer based DAC 139.4 μ W at 1.8V power supply where as Convectional SAR utilization is 92.6 μ W at 1.8V power supply.

Eielsen *et al.* [14] portrayed another strategy for diminishing symphonious bending because of component befuddle in advanced to-simple converters. This is accomplished by utilizing an expansive high-recurrence intermittent dither. The lessening in nonlinearity is because of the smoothing impact this dither has on the nonlinearity, which is just subject to the abundancy dispersion capacity of the dither. Since the high recurrence dither is undesirable in the yield of the computerized to-simple converter, the dither is expelled by a yield channel. The basic recurrence part of the dither is lessened by a uninvolved step channel and the staying essential segment and consonant segments are constricted by the low-pass reproduction channel. Two techniques that further enhance execution are likewise displayed. By recreating the dither on a second channel and subtracting it utilizing a differential intensifier, extra dither lessening is accomplished; and by averaging a few channels, the noise floor of the yield is made strides. Exploratory outcomes show in excess of 10 dB change in the flag to-noise and-contortion proportion.

Patil *et al.* [15] gives an account of FPGA based Soft IP outline for reconfigurable High-Resolution DAC utilizing PWM system. DAC is the empowering opposite innovation of ADC that creates simple yield proportionate to given computerized input. In the majority of the control and computerized preparing framework requires the DAC for intrusive with genuine world. In any case, the vast majority of the computerized controlling microchip and microcontroller don't have an on chip DAC incorporated fringe design. For such executing framework, an outer DAC chip is regularly utilized

however it diminishes the effectiveness of framework, for example, control, cost, territory. FPGA (Field Programmable Gate Array) have advantage over to the conventional innovation of reconfigurability, shorter time to showcase and non repeating expense and framework on chip capacity which lessens the load up estimate with expanding effectiveness. This composed delicate IP center which can be utilized as a part of parallel with another included FPGA based models.

Rathore et al.^[16] There are DAC structures accessible in the writing for radix $r = 2, 3$, and 4; yet how they are touched base at is missing. No broad structure is accessible for any radix r . The point of the paper is, in this manner, to satisfy these holes. To begin with, the plan relations are determined for the least difficult conceivable attenuator circuit when associated with a voltage source V and an arrangement opposition R , to such an extent that the total circuit offers the Thevenin obstruction R . Spread relations for this attenuator are inferred. An illustration when 3 such attenuators with various lessening constants are associated in course is given. Strangely, the two attenuators with constriction factors $1/2$ and $1/3$ have a similar spread of 2. A summed up attenuator is then acquired when N number of indistinguishable attenuators are associated in course. This is changed to infer a computerized to simple converter for any radix r .

4. Conclusion

DAC (Digital to Analog Converter) is an essential component in numerous advanced frameworks which require information converters with superior exhibitions from computerized shape to simple shape. DAC depend on coordinated parts to perform information transformation. Various type of digital to analog converters are discussed in this paper. Innovation confinements make it extremely troublesome for an inborn DAC to accomplish elite at high examining frequencies. A brilliant DAC can conceivably accomplish a superior execution than an inherent DAC since it quantifies and amends the genuine mistake data.

5. References

1. Anuradha Kherde S, Gumble PR. A Review of Various Trends of Digital-To-Analog Converter with Performance Characteristics and Behavioral Parameters, *International Journal of Advanced Research in Computer Science and Software Engineering*. 2013; 3(4):508-512.
2. Khatak A, Dhull S, Taleja M. A Study on Advanced High Speed and Ultra Low Power ADC Architectures. *Indian Journal of Science and Technology*, 2017, 10(10). doi:10.17485/ijst/2017/v10i10/86067
3. Wei Xiong, Yang Guo, Ute Zschieschang, Hagen Klauk, Boris Murmann. A 3-V, 6-Bit C-2C Digital-to-Analog Converter Using Complementary Organic Thin-Film Transistors on Glass, *IEEE Journal of Solid-State Circuits*. 2010; 45(7):1380-1388.
4. Pickering J. Analogue to Digital and Digital to Analogue Converters (ADCs and DACs): A Review Update, *Proceedings of the CAS-CERN Accelerator School*, 2014, 363-377.
5. Jean Armstrong. Optical domain digital-to-analog converter for visible light communications using LED arrays, *Photon. Res.* 2013; 1(2):92-95.
6. Diosanto J, Batac ML, Pereda KJ, Caldo R. 4-bit digital to analog converter using R-2R ladder and binary weighted resistors, *International Conference on Advances in Energy, Environment and Chemical Engineering*, 2017, 1-6.
7. Sabyasachi Chakraborty. A critical Study on Digital to Analog Conversion and vice versa and introduction to Fuzzy circuit interface, *International Journal of Scientific & Engineering Research*. 2012; 3(8):1-9.
8. Munehiko Nagatani, Hideyuki Nosaka. High-speed Low-power Digital-to-Analog Converter Using InP Heterojunction Bipolar Transistor Technology for Next-generation Optical Transmission Systems. 2011; 9(4):1-8.
9. Wee Leong Son, Hasmayadi Abdul Majid, Rohana Musa. High-Resolution 12-Bit Segmented Capacitor DAC in Successive Approximation ADC, *International Journal of Electronics and Communication Engineering*. 2012; 6(12):1383-1386.
10. Prof NV, Uma Reddy, Dr. Chaitanya Kumar MV. A 20 GHz High Speed Mixed Mode Signal R-2R DAC, *International Journal of Scientific & Engineering Research*. 2015; (1):372-377.
11. Geon-Hee Kim, Hyun-Sik Kim, Sang-Hui Park, Jun-Suk Bang, Gyu-Hyeong Cho. A gamma-type current-mode digital-to-analog converter for active-matrix organic light-emitting diode display drivers, *Journal of Information Display*. 2014; 15(4):163-167.
12. Mohd Tafir Mustaffa, Yong Cheng Lim, Choon Yan. The Current Steering Digital Analog Converter with Partial Binary Tree Network (PBTN)", *Indonesian Journal of Electrical Engineering and Computer Science*. 2017; 5(3):643-649.
13. Manoj Kumar, Raj Kumar. An Ultra Low Power Segmented Digital-to-Analog Converter, *International Journal of Applied Engineering Research*. 2018; 13(4):1833-1837.
14. Arnfinn A Eielsen, Andrew J Fleming, Improving Digital-to-Analog Converter Linearity by Large High-Frequency Dithering, *IEEE Transactions On Circuits And Systems*, 2016, 1-12.
15. Patil VV, Uchagaonkar PA, Dr. Shinde SA, Dr. Kamat RK. FPGA Based Soft IP Design for Reconfigurable High-Resolution DAC, *International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering*. 2014; 3(12):13643-13649.
16. Tejmal S Rathore. Design of Digital to Analog Converters with Arbitrary Radix, *Circuits and Systems*. 2018; 9:49-57.